

REMARKS

Claims 1-16 are pending in the application. Claims 1, 8 and 12 have been amended by way of the present amendment. Reconsideration is respectfully requested.

In the outstanding Office Action, claims 1-16 were rejected under 35 USC 103(a) as being unpatentable over U.S. Patent No. 6,356,990 (Aoki et al.) in view of U.S. Patent No. 6,356,990 (Shirotori et al.). Reconsideration is respectfully requested.

35 USC Section 103 Rejections

Claims 1-16 were rejected under 35 U.S.C. 103(a) as being anticipated by Aoki et al. in view of Shirotori et al. Applicant respectfully traverses the rejection.

Claim 1-3, 6-8, 9-13 and 15 have been amended to clarify the invention. In particular, independent claims 1, 8 and 12 have been amended to recite:

wherein, in a power efficiency access mode, said select signal selects one of said first way and second way at an end of an access cycle.

Support for the amendments in general is provided at least at paragraph [0022] and paragraph [0023], and more specifically, at paragraph [0023], lines 7-9 of the published application. Therefore, it is respectfully submitted that the amendments raise no question of new matter.

Aoki et al. discloses a set-associative cache memory having a built-in set prediction array is disclosed.¹ In particular, Aoki et al. discloses the information stored in memory array **21** may be accessed by an effective address **20**.² Further, Aoki et al. discloses the effective address **20** includes a tag field, a line index field, and a byte field.³ Furthermore, Aoki et al. discloses the

¹ Aoki et al. at ABSTRACT.

² *Id.* at FIG. 2; and column 3, lines 5-6.

³ *Id.* at FIG. 2; and column 3, lines 6-7.

tag field of the effective address **20** is utilized to provide cache "hit" information.⁴ Moreover, Aoki et al. discloses the line index field of effective address **20** is utilized to select a specific cache line within memory array **21**, and the byte field of effective address **20** is utilized to index a specific byte within the selected cache line.⁵

In addition, Aoki et al. discloses a match between a tag from one of two ways in directory **22** and the real page number implies a cache "hit." Further, Aoki et al. discloses that the cache "hit" signal (i.e., Sel_0 or Sel_1) is also sent to a set-select multiplexor **25** to select an output from one of the two ways of memory array **21**.

However, Aoki et al. nowhere discloses, as recited in independent claims 1, 8 and 12:

wherein, in a power efficiency access mode, said select signal selects one of said first way and second way *at an end of an access cycle* (emphasis added).

That is, Aoki et al. nowhere discloses a clock circuit that utilizes a "select signal," to selectively apply clock pulses in a power efficiency access mode to one of a first way and a second way, as recited in claims 1, 8 and 12. In fact, the outstanding Office Action acknowledges deficiencies in Aoki et al. and attempts to overcome these deficiencies with Shirotori et al.⁶ However, Shirotori et al. cannot overcome the deficiencies of Aoki et al., as discussed below.

Shirotori et al. discloses a cache memory that automatically sets a low-, semi-, or high-speed mode of operation according to the result of a comparison between a half-period of a reference clock signal and a pulse width of a reference pulse signal provided by a reference pulse signal generator.⁷ In particular, Shirotori et al. discloses according to the start signal from the start signal generator **7** and the hit information from the hit controller **4**, the access controller **8** supplies an enable signal for allowing the reading of data out of one of the data memories **2** that is associated with the hit tag memory **1**.⁸ More specifically, Shirotori et al. discloses, upon receiving the hit information, the access controller **8** *stops immediately supplying the enable*

⁴ *Id.* at FIG. 2; and column 3, lines 7-9.

⁵ *Id.* at FIG. 2; and column 3, lines 9-14.

⁶ Outstanding Office Action at page 3, paragraph 6, lines 14-15.

⁷ Shirotori et al. at ABSTRACT.

⁸ *Id.* at FIG. 3; and column 4, lines 61-65.

*signal to the data memories except to the one associated with the hit tag memory 1 so that only the hit data memory 2 is read (emphasis added).*⁹

However, Shirotori et al. nowhere discloses, as recited in independent claims 1, 8 and 12:

wherein, in a power efficiency access mode, said select signal selects one of said first way and said second way *at an end of an access cycle* (emphasis added).

That is, Shirotori et al. nowhere discloses a clock circuit that utilizes an enable or “select signal,” in a power efficiency access mode that selects one of said first way and said second way *at an end of an access cycle*,” as recited in claims 1, 8 and 12. In fact, as discussed above, the enable signal provided by the access controller 8 of Shirotori et al. “stops immediately” upon an indication of hit information from the hit controller 4. Thus, the operation of Shirotori et al. is in direct contrast to the operation of the claimed invention and cannot be used to overcome the deficiencies of Aoki et al.

Therefore, it is respectfully submitted that neither Aoki et al. nor Shirotori et al., whether taken alone or in combination, disclose, suggest or make obvious the claimed invention and that claims 1, 8 and 12, and claims dependent thereon, patentably distinguish thereover.

⁹ *Id.* at FIG. 3; and column 5, lines 4-7.

Conclusion

Applicant believes no fee is due with this response. However, if a fee is due, please charge Deposit Account No. 50-0563, under Order No. 20421-00071-US from which the undersigned is authorized to draw.

Dated: September 11, 2006

Respectfully submitted,

By /Myron K. Wyche/
Myron K. Wyche, Reg. No. 47,341
CONNOLLY BOVE LODGE & HUTZ LLP
1990 M Street, N.W., Suite 800
Washington, DC 20036-3425
(202) 331-7111
(202) 293-6229 (Fax)
Agent for Applicant